Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
samsungsemiconductor · San Jose, California, United States
- Location
- San Jose, California, United States
- Salary
- $138,000 - $206,000 USD
- Experience
- 3+ years
- Funding
- N/A
- Posted
- Aug 26, 2026
samsungsemiconductor is hiring a Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU based in San Jose, California, United States. Every apply link on Engg.space goes straight to the company's own careers page - no recruiter middleman, no generic job-board form.
Apply directly at samsungsemiconductorRole details
Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. Senior Engineer , Architecture & Performance Research Engineer for Data Center and Agentic AI CPU What You’ll Do Architecture Research Lab is focused on researching next-generation CPU (RISC-V) microarchitecture and performance for emerging computing workloads. We explore new architectural ideas, evaluate their performance potential, and rapidly turn promising concepts into working designs that can be validated on real silicon. Our research is driven by emerging opportunities in data center and agentic AI workloads, where we investigate how CPU architecture can evolve to meet new performance and efficiency requirements. We also explore CPU-memory co-design from the CPU perspective, in alignment with the broader shift toward memory-centric architectures. A distinctive aspect of our team is the way we approach architecture research. We develop and apply AI-driven methodologies to accelerate architectural exploration, broaden the design space we can investigate, and quickly iterate from ideas to implementation and silicon validation. Rather than simply following established design flows, we continuously seek new ways to explore, evaluate, and realize CPU architectures. The role offers an opportunity to work across the full spectrum of architecture research—from workload and performance analysis, microarchitectural innovation, and architectural modeling to implementation and silicon validation—while helping shape new methodologies for how future CPUs are designed. Location: Daily onsite presence at our San Jose office in alignment with our Flexible Work policy Job ID: 43003 As a Senior CPU Architecture & Performance Engineer, you will drive both microarchitectural research and performance modeling for next-generation CPU architectures. You will analyze emerging workloads, develop and refine performance models, identify architectural opportunities, and turn quantitative insights into new microarchitectural concepts. You will work closely with RTL design teams to evaluate, refine, and implement promising ideas, taking them from architectural modeling through RTL and silicon validation. The role offers significant ownership in shaping new CPU architectures and determining which ideas can deliver meaningful performance gains in real hardware. Collaborate with Staff and Principal Engineers, owning a specific microarchitectural domain from idea proposal through implementation and validation Participate in design implementation and validation using AI-driven design methodologies Run architectural simulations and performance models, and analyze results such as IPC, CPI stacks, latency, and throughput Identify performance bottlenecks and optimization opportunities across the front-end, mid-end, and back-end Characterize workloads and benchmarks to understand performance behavior and architectural opportunities Develop scripts and tools to automate and accelerate performance analysis and architectural exploration Contribute to patents and technical publications based on novel architectural research What You Bring Master’s with Computer Architecture, Computer Engineering, or a related field and 3+ years of experience or PhD degree in Computer Architecture, Computer Engineering, or a related field 1+ years of experience in CPU microarchitecture or performance engineering Strong understanding of out-of-order execution, branch prediction, pipelines, speculation, and cache/memory systems Hands-on experience with architectural simulators such as gem5 Proficiency in C/C++ and Python Preferred Qualifications Experience with RISC-V, ARM, or x86 CPU cores, or with GPU/NPU vector unit design Experience with or interest in AI-driven or agentic design workflows Understanding of execution patterns and characteristics of agentic AI workloads Domain-specific experience in the front-end, mid-end, or back-end areas described above Experience with PPA trade-off analysis Experience with CPU tape-out or silicon validation Experience with patents or technical publications related to CPU You’re inclusive, adapting your style to the situation and diverse global norms of our people. You approach challenges with curiosity and resilience, seeking data to help build understanding. You’re collaborative, building relationships, humbly offering support and openly welcoming approaches. Innovative and creative, you proactively explore new ideas and adapt quickly to change #LI-SF1 What We Offer The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community. Enjoy Time Away
More roles at samsungsemiconductor
| Link | ||||||
|---|---|---|---|---|---|---|
| Senior Staff Engineer - AI Workloads & Storage | yesterday | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU | 2 days ago | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU | 2 days ago | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, PCIe PHY/Link Analysis | 21-08-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, Performance Architecture | 17-08-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Senior Engineer RTL Power Macro Modeling | 12-08-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Software Engineer AI/ML | 11-08-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, HPC & EDA Design Infrastructure | 07-08-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, High-Speed I/O Analog-Mixed Circuit | 29-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, DRAM Applications | 29-07-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, Packaging Mechanical Simulation | 24-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, SOC Integration | 23-07-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, Trace-Driven Simulator Development | 21-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Workbench Platform | 13-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Thermal | 25-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, Embedded Firmware Engineer | 25-06-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, SRAM Circuit Design | 25-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, Connectivity Software, UWB - WIFI | 18-06-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, Firmware Test | 12-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, AI Software | 09-06-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, Compiler | 02-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, RTL Design | 21-05-2026 | San Jose, California, United States | $138,000 — $206,000 USD | N/A | Apply | |
| Senior Staff Engineer - Systems | 14-05-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Senior Director, Architecture Research Lab | 27-04-2026 | San Jose, California, United States | $246,000 - $430,000 USD | N/A | Apply | |
| Staff Engineer, AI System Architect (Hardware) | 24-04-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Design Verification | 02-04-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, Design Verification | 24-03-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, Memory Systems Architecture | 20-03-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, SOC Design | 23-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Principal Engineer, RFIC | 22-02-2026 | San Jose, California, United States | $214,060 - $341,940 USD | N/A | Apply | |
| Principal Engineer, AI System Architect (Hardware) | 09-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Principal Engineer, AI Serving Framework Architect (Software) | 09-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, RTL Memory Centric Computing | 29-01-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, Serdes Analog Design | 21-01-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, Serdes Analog Design | 16-12-2025 | San Jose, California, United States | $157,000 - $243,000 USD | N/A | Apply |