Staff Engineer, PCIe PHY/Link Analysis
samsungsemiconductor · San Jose, California, United States
- Location
- San Jose, California, United States
- Salary
- $163,000 - $253,000 USD
- Experience
- 8+ years
- Funding
- N/A
- Posted
- Aug 21, 2026
samsungsemiconductor is hiring a Staff Engineer, PCIe PHY/Link Analysis based in San Jose, California, United States. Every apply link on Engg.space goes straight to the company's own careers page - no recruiter middleman, no generic job-board form.
Apply directly at samsungsemiconductorRole details
Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities. At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung’s breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures. We are looking for a dynamic, self-motivated engineer to develop and support our cutting-edge Enterprise and Data Center SSD products. The ideal candidate will possess comprehensive expertise across the full PCIe protocol stack - from the Physical Layer (PHY) through the Data Link Layer and up to the Transaction/Transport Layer - with a proven track record in hardware/firmware design, protocol implementation, and complex link bring-up and debugging. This position is based in San Jose, California. What You’ll Do Protocol Stack Analysis: Understand PHY/Link architecture, implementation, and integration of the PCIe protocol stack from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer, in collaboration with internal H/W teams and external vendors. Link Bring-up & Training: Own LTSSM behavior, link training and equalization sequencing, PCIe enumeration, and configuration-space flows during device bring-up. Transaction/Transport Layer: Analyze and validate TLP/DLLP handling, flow control, credit management, ordering rules, ACK/NAK and replay, error handling (AER), and end-to-end data integrity across the stack. Debug & Optimization: Analyze and debug complex PHY, Link, and Transport layer issues during bring-up and sustaining stages of NVMe SSD products, from Gen1 to the latest generation (Gen7), covering protocol (LTSSM / PCIe enumeration) and PCIe feature-related issues. Compliance & Standards: Participate in and support industry PHY/Link compliance tests, including PCI-SIG events. Field Support: Provide onsite support for PHY/Link related tasks at customer sites and labs. Travel: This position requires up to 25% business travel. What You Bring BS in Computer/Electrical/Electronic Engineering or Computer Science, and 8+ years of relevant experience in hardware or a MS in Computer/Electrical/Electronic Engineering or Computer Science with 5+ years of relevant experience is required. Protocol Expertise: Deep proficiency with the PCIe protocol spanning the entire architecture from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer. Link Layer Mastery: Strong hands-on knowledge of LTSSM, link training/equalization, PCIe enumeration, flow control, replay/retry, and error handling (AER). PHY Awareness: Working knowledge of PHY-layer operation (CDR to Equalizer such as VGA, CTLE, DFE, FFE, DSP, etc ) suffici
More roles at samsungsemiconductor
| Link | ||||||
|---|---|---|---|---|---|---|
| Senior Engineer, Performance Architecture | 17-08-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Senior Engineer RTL Power Macro Modeling | 12-08-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Software Engineer AI/ML | 11-08-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, HPC & EDA Design Infrastructure | 07-08-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, High-Speed I/O Analog-Mixed Circuit | 29-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, DRAM Applications | 29-07-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, Packaging Mechanical Simulation | 24-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, SOC Integration | 23-07-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, Trace-Driven Simulator Development | 21-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Workbench Platform | 13-07-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Thermal | 25-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, Embedded Firmware Engineer | 25-06-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, SRAM Circuit Design | 25-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, Connectivity Software, UWB - WIFI | 18-06-2026 | San Jose, California, United States | $138,000 - $206,000 USD | N/A | Apply | |
| Staff Engineer, Firmware Test | 12-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, AI Software | 09-06-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, Compiler | 02-06-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Engineer, RTL Design | 21-05-2026 | San Jose, California, United States | $138,000 — $206,000 USD | N/A | Apply | |
| Senior Staff Engineer - Systems | 14-05-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Senior Director, Architecture Research Lab | 27-04-2026 | San Jose, California, United States | $246,000 - $430,000 USD | N/A | Apply | |
| Staff Engineer, AI System Architect (Hardware) | 24-04-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Staff Engineer, Design Verification | 02-04-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Senior Staff Engineer, Design Verification | 24-03-2026 | San Jose, California, United States | $189,000 - $301,000 USD | N/A | Apply | |
| Staff Engineer, Memory Systems Architecture | 20-03-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, SOC Design | 23-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Principal Engineer, RFIC | 22-02-2026 | San Jose, California, United States | $214,060 - $341,940 USD | N/A | Apply | |
| Principal Engineer, AI System Architect (Hardware) | 09-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Principal Engineer, AI Serving Framework Architect (Software) | 09-02-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, RTL Memory Centric Computing | 29-01-2026 | San Jose, California, United States | $163,000 - $253,000 USD | N/A | Apply | |
| Principal Engineer, Serdes Analog Design | 21-01-2026 | San Jose, California, United States | $219,000 - $351,000 USD | N/A | Apply | |
| Staff Engineer, Serdes Analog Design | 16-12-2025 | San Jose, California, United States | $157,000 - $243,000 USD | N/A | Apply |